
STOP
TAC
ADC
retard
retard
circuits
de mise
au point
visualisation
du signal
sumbus 1
8 entrees
comparateurs
1
2
3
4
sumbus 2
sumbus 3
sumbus 4
RETARD DUREE
L C A
FTR
CONTROL
FAST
TRIGGER
inhibit
request
Inhibit
pattern de
declenchement
VR
VALIDATION
logic input
FAST
TRIGGER
logic input
VALIDATION
Retard
duree
selection
ECL
TTL