This is the channel self-trigger disable register which is a part of DPP_CTRL  0x1n80   [24]

disables/enables the self-trigger inside the DPP. 

See DPSD manual for further information