This is the channel Coinc Mode register which is DPP_CTRL  0x1n80 bits [19:18]

00:  coincidence disabled
01:  coincidence enabled
11:  anti-coincidence enabled