This is the channel Trigger width register  0x1n84

The same value should be set for each channel involved in the coincidence. The value is expressed in 
trigger clock cycles - ie units of 8ns.