This is the channel Rise Time Validation Window width register  0x1n70

The same value should be set for each channel involved in the coincidence. The width is expressed in sampling clock cycles - ie units of 8ns.
When 0, the RTD is disabled