next up previous contents
Next: FVI overview Up: Architectural model Previous: FVI configuration registers

Modules interconnection

Since each FVI is identical and only One FVI must handshake with the Ancillary trigger, LRESET must be chained to ERESET and LINHIBIT must be chained to EINHIBIT. The VXI LBUS30 and LBUS31 are allocated for the FVI interconnection.


J. L. Pedroza 400
Fri Dec 13 14:37:03 MET 1996