The FVI must have Three counters. All the counters have a synchronized clear which is set by one bit of the Control Register (bit=1). The deep of each counter is 32 bits. At any time, it will be possible to read the counters without loss of values. The counters are used to count :