



<b>R11</b>	<b>C11</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R10</b>	<b>C10</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R9</b>	<b>C9</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R8</b>	<b>C8</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
<b>R7</b>	<b>C7</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R6</b>	<b>C6</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R5</b>	<b>C5</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R4</b>	<b>C4</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R3</b>	<b>C3</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R2</b>	<b>C2</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R1</b>	<b>C1</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>R0</b>	<b>C0</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

R(17 DOWNT0 0) = register of row (use channel bits to access)  
D(16 DOWNT0 0)= data bit of row (the data bits written to the registers that control which traces are selected for readout)  
C(15 DOWNT0 0) = CFD from channel trace trigger source  
NAQU = global don't acquire trace trigger (RC3) (not anticipated to be used)  
AQU = global acquire trace trigger (RC1) (used as global trigger line)  
Du = Dummy memory (will be used for trace energies, timestamps ETC.)

In this example a trigger matrix has been configured to ignore NAQU and all channel triggers apart from C0 and C8 which when triggered read out just the 'dummy' memory.

If aggregation is set and multiple triggers are received during the window, at the end of the window the channels selected for readout is the OR of all channels selected by each trigger.

**Addressing:**

Only one register is used to communicate with the peripheral at GOSSIP address: 0x200032. The writes to this register are 32 bits with the most significant nibble used

to distinguish which sub register the write is for. The byte below this used to select the channel, the number of channels has increased to 18 with NAQ and AQU trigger sources occupying channel 17 and 16 respectively. The least significant bits are used for the data payload which varies between 18 and 1 bit in length depending on the register. Right justification is used throughout.

If settings are needed to be read back the same address is written to but with the most significant bit set (E.G Store most significant nibble becomes 1001 ). To read a write should be undertaken and then a subsequent read of the register 0x200032 will have the correct data payload. (similar to how the SPI read/write is performed (see memory map)). The read data does not contain the channel number only the contents of the register for that channel.

When writing to store trigger matrix row data is right justified. "0000 0000" is the dummy channel trace memory with "0000 0001" CH0 (first physical channel) trace memory, with a total of 17 trace memories. Inside the FEBEX there are a total of 34 trace memories ordered into 17 in buffer 0 and 17 in buffer 1 which are alternatively read and written to. However the application of the memflags to each buffer does not need to be considered by the software.

<b>Parameter</b>	<b>Data word (32bit, x = don't care)</b>
Store trigger matrix row	0001 [chan] [chan] xx[data] [data] [data] [data] [data]
Window length*	0010 xxxx xxxx xxxx xxxx [data] [data] [data] [data]
Start(0)/End(1) trigger	0011 xxxx xxxx xxxx xxxx xxxx xxxx xxx[data]